

The TAL Instruction Set

Machine Code	Assembly Language Format	Effect
1000 11bb bbbb tttt iiii iiii iiii iiii	lw R <sub>t</sub> , I(R <sub>b</sub> )	R <sub>t</sub> ← M[[R <sub>b</sub> ] + (I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> ]
1000 00bb bbbb tttt iiii iiii iiii iiii	lb R <sub>t</sub> , I(R <sub>b</sub> )	R <sub>t</sub> ← m[[R <sub>b</sub> ] + (I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> ] <sub>7</sub> ) <sup>24</sup>    m[[R <sub>b</sub> ] + (I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> ]]
1001 00bb bbbb tttt iiii iiii iiii iiii	lbu R <sub>t</sub> , I(R <sub>b</sub> )	R <sub>t</sub> ← 0 <sup>24</sup>    m[[R <sub>b</sub> ] + (I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> ]]
1010 11bb bbbb tttt iiii iiii iiii iiii	sw R <sub>t</sub> , I(R <sub>b</sub> )	R <sub>t</sub> → M[[R <sub>b</sub> ] + (I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> ]]
1010 00bb bbbb tttt iiii iiii iiii iiii	sb R <sub>t</sub> , I(R <sub>b</sub> )	[R <sub>t</sub> ] <sub>7..0</sub> → m[[R <sub>b</sub> ] + (I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> ]]
0000 00ss ssst tttt dddd d000 0010 0000	add R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] + [R <sub>t</sub> ]
0000 00ss ssst tttt dddd d000 0010 0010	sub R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] - [R <sub>t</sub> ]
0000 00ss ssst tttt 0000 0000 0001 1000	mult R <sub>s</sub> , R <sub>t</sub>	HI    LO ← [R <sub>s</sub> ] * [R <sub>t</sub> ]
0000 00ss ssst tttt 0000 0000 0001 1010	div R <sub>s</sub> , R <sub>t</sub>	LO ← [R <sub>s</sub> ]div[R <sub>t</sub> ]; HI ← [R <sub>s</sub> ]mod[R <sub>t</sub> ]
0000 00ss ssst tttt dddd d000 0010 0001	addu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] + [R <sub>t</sub> ], (overflow ignored)
0000 00ss ssst tttt dddd d000 0010 0011	subu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] - [R <sub>t</sub> ], (overflow ignored)
0000 00ss ssst tttt 0000 0000 0001 1001	multu R <sub>s</sub> , R <sub>t</sub>	HI    LO ← [R <sub>s</sub> ] * [R <sub>t</sub> ], (overflow ignored)
0000 00ss ssst tttt 0000 0000 0001 1011	divu R <sub>s</sub> , R <sub>t</sub>	LO ← [R <sub>s</sub> ]div[R <sub>t</sub> ]; HI ← [R <sub>s</sub> ]mod[R <sub>t</sub> ]
0000 00ss ssst tttt dddd d000 0010 0100	and R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] AND [R <sub>t</sub> ]
0000 00ss ssst tttt dddd d000 0010 0111	nor R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] NOR [R <sub>t</sub> ]
0000 00ss ssst tttt dddd d000 0010 0101	or R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] OR [R <sub>t</sub> ]
0000 00ss ssst tttt dddd d000 0010 0110	xor R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	R <sub>d</sub> ← [R <sub>s</sub> ] XOR [R <sub>t</sub> ]

The TAL Instruction Set (cont.)

Machine Code	Format	Effect
0010 00ss ssst tttt iiii iiii iiii iiii	addi R <sub>t</sub> , R <sub>s</sub> , I	R <sub>t</sub> ← [R <sub>s</sub> ] + ((I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> )
0010 01ss ssst tttt iiii iiii iiii iiii	addiu R <sub>t</sub> , R <sub>s</sub> , I	R <sub>t</sub> ← [R <sub>s</sub> ] + ((I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> ) (overflow ignored)
0011 00ss ssst tttt iiii iiii iiii iiii	andi R <sub>t</sub> , R <sub>s</sub> , I	R <sub>t</sub> ← 0 <sup>16</sup>    ([R <sub>s</sub> ] <sub>15..0</sub> AND I <sub>15..0</sub> )
0011 1100 000t tttt iiii iiii iiii iiii	lui R <sub>t</sub> , I	R <sub>t</sub> ← I <sub>15..0</sub>    0 <sup>16</sup>
0011 01ss ssst tttt iiii iiii iiii iiii	ori R <sub>t</sub> , R <sub>s</sub> , I	R <sub>t</sub> ← [R <sub>s</sub> ] <sub>31..16</sub>    ([R <sub>s</sub> ] <sub>15..0</sub> OR I <sub>15..0</sub> )
0011 10ss ssst tttt iiii iiii iiii iiii	xori R <sub>t</sub> , R <sub>s</sub> , I	R <sub>t</sub> ← [R <sub>s</sub> ] <sub>31..16</sub>    ([R <sub>s</sub> ] <sub>15..0</sub> XOR I <sub>15..0</sub> )
0000 0000 0000 dddd d000 0001 0000	mfhi R <sub>d</sub>	R <sub>d</sub> ← [HI]
0000 00ss sss0 0000 0000 0000 0001 0001	mthi R <sub>s</sub>	HI ← [R <sub>s</sub> ]
0000 0000 0000 dddd d000 0001 0010	mflo R <sub>d</sub>	R <sub>d</sub> ← [LO]
0000 00ss sss0 0000 0000 0000 0001 0011	mtlo R <sub>s</sub>	LO ← [R <sub>s</sub> ]
0000 0000 000t tttt dddd diii ii00 0000	sll R <sub>d</sub> , R <sub>t</sub> , I	R <sub>d</sub> ← [R <sub>t</sub> ] <sub>31-(I<sub>10..6</sub>)..0</sub>    0 <sup>I<sub>10..6</sub></sup>
0000 0000 000t tttt dddd diii ii00 0010	srl R <sub>d</sub> , R <sub>t</sub> , I	R <sub>d</sub> ← 0 <sup>I<sub>10..6</sub></sup>    [R <sub>t</sub> ] <sub>31..(I<sub>10..6</sub>)</sub>
0000 0000 000t tttt dddd diii ii00 0011	sra R <sub>d</sub> , R <sub>t</sub> , I	R <sub>d</sub> ← ([R <sub>t</sub> ] <sub>31</sub> ) <sup>(I<sub>10..6</sub>)</sup>    [R <sub>t</sub> ] <sub>31..(I<sub>10..6</sub>)</sub>
0000 00ss ssst tttt dddd d000 0000 0100	sllv R <sub>d</sub> , R <sub>t</sub> , R <sub>s</sub>	R <sub>d</sub> ← [R <sub>t</sub> ] <sub>31-[R<sub>s</sub>]<sub>4..0</sub>..0</sub>    0 <sup>(R<sub>s</sub>)<sub>4..0</sub></sup>
0000 00ss ssst tttt dddd d000 0000 0110	srlv R <sub>d</sub> , R <sub>t</sub> , R <sub>s</sub>	R <sub>d</sub> ← 0 <sup>(R<sub>s</sub>)<sub>4..0</sub></sup>    [R <sub>t</sub> ] <sub>31..((R<sub>s</sub>)<sub>4..0</sub>)</sub>
0000 00ss ssst tttt dddd d000 0000 0111	srav R <sub>d</sub> , R <sub>t</sub> , R <sub>s</sub>	R <sub>d</sub> ← ([R <sub>t</sub> ] <sub>31</sub> ) <sup>(R<sub>s</sub>)<sub>4..0</sub></sup>    [R <sub>t</sub> ] <sub>31..((R<sub>s</sub>)<sub>4..0</sub>)</sub>
1100 01bb bbbb tttt iiii iiii iiii iiii	lwcl F <sub>t</sub> , I(R <sub>b</sub> )	F <sub>t</sub> ← M[[R <sub>b</sub> ] + ((I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> )]
1110 01bb bbbb tttt iiii iiii iiii iiii	swcl F <sub>t</sub> , I(R <sub>b</sub> )	F <sub>t</sub> → M[[R <sub>b</sub> ] + ((I <sub>15</sub> ) <sup>16</sup>    I <sub>15..0</sub> )]
0100 0110 000t tttt ssss sddd dd00 0000	add.s F <sub>d</sub> , F <sub>s</sub> , F <sub>t</sub>	F <sub>d</sub> ← [F <sub>s</sub> ] + [F <sub>t</sub> ]
0100 0110 000t tttt ssss sddd dd00 0001	sub.s F <sub>d</sub> , F <sub>s</sub> , F <sub>t</sub>	F <sub>d</sub> ← [F <sub>s</sub> ] - [F <sub>t</sub> ]
0100 0110 000t tttt ssss sddd dd00 0010	mul.s F <sub>d</sub> , F <sub>s</sub> , F <sub>t</sub>	F <sub>d</sub> ← [F <sub>s</sub> ] * [F <sub>t</sub> ]
0100 0110 000t tttt ssss sddd dd00 0011	div.s F <sub>d</sub> , F <sub>s</sub> , F <sub>t</sub>	F <sub>d</sub> ← [F <sub>s</sub> ]/[F <sub>t</sub> ]
0100 0110 1000 0000 ssss sddd dd10 0000	cvt.s.w G <sub>d</sub> , W <sub>s</sub>	G <sub>d</sub> ← [W <sub>s</sub> ]
0100 0110 0000 0000 ssss sddd dd10 0100	cvt.w.s W <sub>d</sub> , G <sub>s</sub>	W <sub>d</sub> ← [G <sub>s</sub> ]
0000 01ss sss0 0000 iiii iiii iiii iiii	bltz R <sub>s</sub> , I	if([R <sub>s</sub> ] < 0), then PC ← [PC] + 4 + ((I <sub>15</sub> ) <sup>14</sup>    I <sub>15..0</sub>    0 <sup>2</sup> )
0000 01ss sss0 0001 iiii iiii iiii iiii	bgez R <sub>s</sub> , I	if([R <sub>s</sub> ] ≥ 0), then PC ← [PC] + 4 + ((I <sub>15</sub> ) <sup>14</sup>    I <sub>15..0</sub>    0 <sup>2</sup> )
0001 10ss sss0 0000 iiii iiii iiii iiii	blez R <sub>s</sub> , I	if([R <sub>s</sub> ] ≤ 0), then PC ← [PC] + 4 + ((I <sub>15</sub> ) <sup>14</sup>    I <sub>15..0</sub>    0 <sup>2</sup> )
0001 11ss sss0 0000 iiii iiii iiii iiii	bgtz R <sub>s</sub> , I	if([R <sub>s</sub> ] > 0), then PC ← [PC] + 4 + ((I <sub>15</sub> ) <sup>14</sup>    I <sub>15..0</sub>    0 <sup>2</sup> )
0001 00ss ssst tttt iiii iiii iiii iiii	beq R <sub>s</sub> , R <sub>t</sub> , I	if([R <sub>s</sub> ] = [R <sub>t</sub> ]), then PC ← [PC] + 4 + ((I <sub>15</sub> ) <sup>14</sup>    I <sub>15..0</sub>    0 <sup>2</sup> )
0001 01ss ssst tttt iiii iiii iiii iiii	bne R <sub>s</sub> , R <sub>t</sub> , I	if([R <sub>s</sub> ] ≠ [R <sub>t</sub> ]), then PC ← [PC] + 4 + ((I <sub>15</sub> ) <sup>14</sup>    I <sub>15..0</sub>    0 <sup>2</sup> )

The TAL Instruction Set (cont.)			
Machine Code	Format	Effect	
0000 00ss ssst tttt dddd d000 0010 1010	slt      R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	if([R <sub>s</sub> ] < [R <sub>t</sub> ]), then R <sub>d</sub> ← 0 <sup>31</sup>    1 else R <sub>d</sub> ← 0 <sup>32</sup>	
0010 10ss ssst tttt iiiii iiiii iiiii iiiii	slti     R <sub>t</sub> , R <sub>s</sub> , I	if[R <sub>s</sub> ] < ([I <sub>15</sub> ] <sup>16</sup>    [I] <sub>15..0</sub> ), then R <sub>t</sub> ← 0 <sup>31</sup>    1 else R <sub>t</sub> ← 0 <sup>32</sup>	
0000 10iii iiiii iiiii iiiii iiiii iiiii	j        I	PC ← [PC] <sub>31..28</sub>    [I] <sub>25..0</sub>    0 <sup>2</sup>	
0000 00ss sss0 0000 0000 0000 0000 1000	jr       R <sub>s</sub>	PC ← [R <sub>s</sub> ]	
0000 11iii iiiii iiiii iiiii iiiii iiiii	jal      I	R <sub>31</sub> ← [PC] + 4; PC ← [PC] <sub>31..28</sub>    [I] <sub>25..0</sub>    0 <sup>2</sup>	
0000 00ss sss0 0000 dddd d000 0000 1001	jalr     R <sub>d</sub> , R <sub>s</sub>	R <sub>d</sub> ← [PC] + 4; PC ← [R <sub>s</sub> ]	
0000 0000 0000 0000 0000 0000 1100	syscall	PC ← ExceptionHandler	
0000 00xx xxxx xxxx xxxx 0xxx xx00 1101	break	PC ← ExceptionHandler	
0100 0010 0000 0000 0000 0000 0001 0000	rfe	restore state information	
0100-0000 000t tttt dddd d000 0000 0000	mfc0     R <sub>t</sub> , C <sub>d</sub>	R <sub>t</sub> ← [C <sub>d(CP0)</sub> ]	
0100 0000 100t tttt dddd d000 0000 0000	mtc0     R <sub>t</sub> , C <sub>d</sub>	C <sub>d(CP0)</sub> ← [R <sub>t</sub> ]	
0100 0100 000t tttt dddd d000 0000 0000	mfc1     R <sub>t</sub> , F <sub>d</sub>	R <sub>t</sub> ← [F <sub>d(CP1)</sub> ]	
0100 0100 100t tttt dddd d000 0000 0000	mtc1     R <sub>t</sub> , F <sub>d</sub>	F <sub>d(CP1)</sub> ← [R <sub>t</sub> ]	

## General Notes

- (1) I specifies part of the instruction.
- (2) M[i] is the value of the (aligned) word of memory beginning at location i.
- (3) m[i] is the value of the byte of memory at location i.
- (4) R<sub>b</sub>, R<sub>d</sub>, R<sub>s</sub>, and R<sub>t</sub> specify general registers. R<sub>31</sub> specifies register 31.
- (5) C<sub>d</sub> specifies a control register (co-processor 0).
- (6) F<sub>d</sub> specifies a floating point register (co-processor 1). G<sub>d</sub> and G<sub>s</sub> specify a floating point register in single-precision floating point format. W<sub>d</sub> and W<sub>s</sub> specify a floating point register in two's complement format.
- (7) || indicates concatenation of bit fields.
- (8) Superscripts indicate repetitions of a binary value.
- (9) Subscripts indicate bit positions (Little-Endian) of sub-field.
- (10) Square brackets ([]]) indicate "the contents of."