DTM: Degraded Test Mode for Fault-Aware Probabilistic Timing Analysis

Mladen Slijepevcić†, Leonidas Kosmidis†, Jaume Abella‡, Eduardo Quiñones‡, Francisco J. Cazorla†,‡
†Universitat Politècnica de Catalunya
‡Barcelona Supercomputing Center
§Spanish National Research Council (IIIA-CSIC)

Abstract—Existing timing analysis techniques to derive Worst-Case Execution Time (WCET) estimates assume that hardware in the target platform (e.g., the CPU) is fault-free. Given the performance requirements increase in current Critical Real-Time Embedded Systems (CRTES), the use of high-performance features and smaller transistors in current and future hardware becomes a must. The use of smaller transistors helps providing more performance while maintaining low energy budgets; however, hardware fault rates increase noticeably, affecting the temporal behaviour of the system in general, and WCET in particular.

In this paper, we reconcile these two emergent needs of CRTES, namely, tight (and trustworthy) WCET estimates and the use of hardware implemented with smaller transistors. To that end we propose the Degraded Test Mode (DTM) that, in combination with fault-tolerant hardware designs and probabilistic timing analysis techniques, (i) enables the computation of tight and trustworthy WCET estimates in the presence of faults, (ii) provides graceful average and worst-case performance degradation due to faults, and (iii) requires modifications neither in WCET analysis tools nor in applications. Our results show that DTM allows accounting for the effect of faults at analysis time with low impact in WCET estimates and negligible hardware modifications.

I. INTRODUCTION

There is an increasing need for high guaranteed performance in Critical Real-Time Embedded Systems (CRTES) industry ranging from automotive to space, aerospace, railway and medical industries. To respond to this demand, the use of hardware acceleration features such as caches and smaller technology nodes (i.e. smaller transistors) is required. In particular, the higher degree of integration provided by newer technology nodes enables (i) reducing energy consumption and temperature, and (ii) integrating more hardware functionalities per chip, which in turn enables running more system functionalities per chip, thus reducing overall system size, weight and power consumption costs.

Semiconductor technology evolution (i.e. smaller technology nodes) leads, however, to an increased number of permanent faults manifesting during operation [3]. While test methods can detect most permanent faults during post-silicon testing, many rather small defects not producing actual faults escape the test process (latent faults). Hardware degradation makes those latent defects grow enough to cause faults during operation. Errors induced by permanent faults can be tolerated to certain extent in some markets, but cannot in CRTES where stringent correctness constraints call for means to prevent faults from jeopardising the safety of those systems. While this was not an issue for old technology nodes (e.g., 180nm), it becomes critical for newer nodes (e.g., 65nm) since Failures in Time (FIT) rates may grow quickly after only 10 years of operation [17], which is less than the lifetime required for many CRTES (e.g., aircraft, space missions). Furthermore, smaller technology nodes (45nm and beyond) suffer high FIT rates much earlier. Some existing error detection and correction techniques can cope with both functional and timing correctness required in CRTES despite of permanent faults. For instance, triple modular redundancy (TMR) [25] has no effect on the timing behaviour despite of errors, but introduces high overheads since complete hardware blocks (e.g., processing cores) are replicated. Analogously, other approaches based on setting up some degree of redundancy are expensive in the context of CRTES if used extensively to deal with permanent faults [11], [21]. Alternatively, hardware can be reconfigured (e.g., disabling faulty components) when permanent faults arise [2], [31], [40]. However, such reconﬁguration provides degraded performance, which is a major concern in CRTES, since CRTES must provide both, functional and timing correctness.

Timing analysis techniques have been devised to obtain Worst-Case Execution Time (WCET) estimates of applications running on a particular hardware. The fact that hardware characteristics degrade in an exponential number of different ways due to faults challenges state-of-the-art timing analysis methods. Static Timing Analysis (STA) techniques construct a cycle-accurate model of the system that is fed with a mathematical representation of the code to derive a safe upper-bound of the WCET [39]. STA techniques require detailed knowledge of the underlying hardware. For instance, in the case of cache analysis, the replacement policy (e.g., least-recently used, LRU) and the placement policy (e.g., modulo) used by the hardware need to be known. In general, these models do not take into account any information about the permanent faults that hardware may experience. So, as soon as any of the hardware components (e.g., a cache line) is detected to be faulty and disabled by the fault-tolerance mechanisms in place, the WCET estimates previously derived are no longer a safe upper-bound of the WCET of the application. Similarly, WCET estimates derived with Measurement-Based Timing

†1 FIT corresponds to 1 failure per 10^9 hours of operation.
Analysis (MBTA) techniques or Hybrid ones (i.e. combination of MBTA and STA) [39], remain only valid under the same processor degraded mode on which measurements were taken (typically a fault-free mode).

In summary, it becomes mandatory for timing analysis tools to account for degraded hardware behaviour. However, to the best of our knowledge no timing analysis technique has been developed so that it can safely and tightly provide WCET estimates on top of degraded hardware. Only few works have proposed ad-hoc hardware solutions to keep timing characteristics of hardware despite faults at the expense of some redundancy and extra complexity in cache memories, which experience most hardware faults due to their large area and aggressive transistor scaling to provide further cache space and reduced energy consumption [4], [5].

This paper addresses the challenges of enabling tight and safe WCET estimation on faulty hardware with graceful WCET degradation by proposing the Degraded Test Mode (DTM) for cache memories. DTM works in conjunction with probabilistic timing analysis (PTA) [10], [12] that has emerged as an alternative to classic STA and MBTA. PTA allows designers to reason in probabilistic terms about the execution time variations of programs when executed on time-randomised (fault-free) hardware, which is indeed in line with the essence of random appearance of permanent faults.

DTM specifies how hardware must be designed and tested so that faults are tolerated enabling the use of PTA on top of such hardware. In particular, DTM focuses on cache designs, since most faults are expected to affect caches and caches are one of the resources affecting WCET tightness the most. DTM determines the properties cache memories must exhibit and how they must be configured so that they can be analysed with PTA techniques, while obtaining WCET estimates valid in the presence of faults. DTM achieves (i) graceful average performance degradation and (ii) WCET degradation in the presence of faults, while still enabling (iii) trustworthy and tight WCET estimates despite of faults, by (iv) using unmodified PTA tools and (v) introducing no changes in applications so that DTM can be used even for legacy code.

The rest of this paper is organised as follows. Section II provides background on CMOS technology evolution and PTA methods. Section III introduces the fault model and processor architecture used in this study. Section IV describes our approach for fault-tolerant CRTES. Section V evaluates our approach. Section VI presents some related work. Finally, Section VII draws the main conclusions of this work.

II. BACKGROUND

A. CMOS Technology Evolution

CMOS technology suffers from process variations [9]. Process variations are deviations of device (e.g., transistor, wire) parameters from their nominal values. The relative impact of those variations increases as device geometry shrinks. While this is a challenge for all hardware components, it is particularly critical for cache memories because bit-cells are typically implemented with the smallest transistors allowed (so the relative impact of variations exacerbates). Moreover, variations cannot compensate across devices because bit-cells involve very few transistors (e.g., typical cells are implemented with 6 or 8 transistors only [20]). Deviations due to process variations lead to timing faults (signal transitions take longer than the cycle time), retention faults (bit-cell contents eventually flip from 0 to 1 or vice versa) and read/write faults (bit-cells cannot be properly read or written).

Test methods exist to verify that processors are fault-free when delivered. Unfortunately, latent defects are not large enough to cause errors and escape this test process. After some time of operation, degradation makes latent defects to cause actual faults. This effect exacerbates as device geometry shrinks. To illustrate this phenomenon Figure 1 shows the FIT rate for technologies down to 65nm [17]. We can observe that until $10^4$ hours of operation the FIT rate decreases. This period is known as infant mortality and is elapsed before product deployment through accelerated stress in appropriate equipment. Then, the FIT rate remains low during some time (normal lifetime) until it raises exponentially due to degradation. Rightmost vertical lines in the plot show how this FIT rate ramp up occurs earlier for newer technologies, leading to a too short normal lifetime for some technologies (e.g., few thousands of hours for 65nm). Therefore, the normal lifetime where FIT rates are low enough for safety-critical systems become too short. For instance, while such ramp up would take hundreds of years to occur for 180nm technology nodes, it occurs after 10 years of operation for 65nm. This is already a challenge for avionics and space industry where aircraft and space missions are expected to last several decades (i.e. $8 \cdot 10^4 - 4 \cdot 10^5$ hours), and where the FIT rate is expected to be largely below 100), as shown in the dotted green rectangle in Figure 1. Further, 45nm nodes and beyond are expected to observe a FIT rate ramp up much before 10 years of operation ($8 \cdot 10^4$ hours), thus challenging also other CRTES industries such as automotive and medical ones.

Several techniques exist to perform error detection, correction, diagnosis and reconfiguration, so functional correctness, as required in CRTES, can be achieved. However, modifying hardware behaviour to keep operating in the face of faults...
In this way the Extreme Value Theory estimates for arbitrarily low execution time bounds (pWCET) are used to compute WCET estimates and hence, the execution time of the application under analysis. MBPTA is much closer to industrial practice to compute WCET estimates and therefore, methods to account for permanent faults in WCET estimates are needed.

B. Probabilistic Timing Analysis

Recently, a new family of timing analysis techniques, probabilistic timing analysis (PTA) [12], [10], has emerged as an alternative to classic approaches. Unlike previous analysis techniques that provide a single WCET figure per task, PTA provides a distribution function that upper-bounds the execution time of the program under analysis, guaranteeing that the execution time of a program only exceeds the corresponding execution time bound with a probability lower than a given target probability (e.g., $10^{-15}$ per activation). In this way the probabilistic WCET (pWCET) is defined as the execution time bound with its corresponding exceedance probability.

Two different families of PTA techniques have been developed so far: static PTA (SPTA) and measurement-based PTA (MBPTA). SPTA [10] derives pWCET estimates by determining the Execution Time Profile (ETP) of each individual operation. The ETP is expressed as a pair of vectors, one describing the different latencies of the operation and the other the probability of occurrence of each latency. In essence, an ETP is the probability distribution function (PDF) of an instruction. Those ETPs can be operated to generate the PDF of the whole program.

MBPTA [12], the technique used in this paper, estimates instead the pWCET based on a collection of observed execution times of the application under analysis. MBPTA is much closer to industrial practice to compute WCET estimates and hence, more appealing to industry. Unlike classic MBTA approaches, that suffer from discontinuous changes in timing due to pathological cache access patterns or other unanticipated timing behaviour, MBPTA imposes several constraints on how the hardware below must behave [22], mainly the randomisation of the timing behaviour of some resources like cache memories. Those constraints make timing analysis insensitive to cache access patterns, which cannot produce timing variations per se. MBPTA, analogously to SPTA, requires the hardware to guarantee that each operation has its own ETP; however, unlike SPTA, which needs to know all ETPs, MBPTA only requires those ETPs to exist. In other words, if the collection of execution times was obtained rolling a dice, SPTA would need to know the number of faces of the dice, their values and their probabilities of occurrence. Conversely, MBPTA would derive pWCET estimates by simply rolling the dice (executing the program and collecting execution times).

MBPTA provides means to determine how many times a program must be run to provide sound results (i.e. pWCET estimates). Then, the collection of execution times feed a tool implementing Extreme Value Theory (EVT) [12], [23], which builds a trustworthy and tight upper-bound of the tail of the observed execution time distribution. By doing so, MBPTA provides pWCET estimates for arbitrarily low target probabilities. Figure 2 shows a hypothetical result of applying EVT to a collection of 1,000 observed execution times. The continuous line represents the inverse cumulative distribution function (ICDF) derived from the observed execution times. The dotted line represents the projection obtained with EVT.

C. pWCET Estimates and Scheduling

pWCET estimates can be used in two different ways for scheduling purposes. The first approach consists of deriving pWCET estimates for an exceedance probability low enough to meet the system safety requirements, which are typically expressed in terms of failures per hour of operation. Note that although low, those probabilities are not null in avionics and automotive safety-related systems, among others, as shown in DO-178B [32] and ISO26262 [19] functional safety standards for avionics software and automotive systems respectively, even for the highest safety levels (DAL-A and ASIL-4 respectively). If pWCET estimates are derived so that software does not violate the corresponding failure per hour threshold, then they can be used analogously to WCET estimates derived with non-probabilistic timing analysis, thus having no influence on the particular method used for task scheduling. However, this topic is beyond the scope of this paper. Some further discussion can be found in [10].

An alternative approach consists of using the actual pWCET distributions (a.k.a., the Gumbel functions derived with MBPTA) instead of particular pWCET estimates to perform task scheduling in such a way that probability distributions of the different tasks to be scheduled are considered together. A detailed discussion of how this is achieved can be found in [12].

The failure per hour threshold must be determined according to the safety level of the particular piece of software under analysis as defined in functional safety standards [32], [19].
If cache-like blocks are expected to experience soft errors, they may be parity or Error Detection and Correction (EDC) protected. We consider that those error detection and/or correction features are set up only to provide a given degree of fault tolerance in front of soft errors, whose rate can be very high in segments such as avionics and space, where systems operate in high-radiation environments (thousands of meters above the sea level or the space). Permanent faults arising from the use of nanotechnologies cannot be addressed by those means set up to deal with soft errors because that would decrease soft error protection. For instance, if data in cache are Single-error-correction and double-error-detection (SECDED) protected to be able to correct up to one soft error per word, permanent faults can rely on SECDED to detect and correct the error the first time it manifests, but those words must be disabled because a soft error combined with the existing permanent fault could easily lead to a non-correctable double error.

We assume that whenever a faulty bit is detected in cache, the whole cache line is disabled. Such an approach is similar to what we can find in some existing (non-embedded) processors such as the Itanium family, which implements Pellston technology [27] to disable faulty cache lines during operation. A potential implementation of Pellston technology consists of extending each cache line with a Usable Bit (UB for short). Such bit must be set for all cache lines but faulty ones. Whenever cache tags are checked on an access, the match signal is ANDed with the UB so that faulty lines cannot report a hit. Note that such AND operation is also performed with the valid bit, which indicates whether the cache line holds valid contents.

C. Permanent Fault Model

In order to model permanent faults caused by process variations and aging in nanotechnologies, we use as input the fault probability per bit \( f(bit) \), which is the common practice in fault modelling in caches due to the random nature of those faults [2], [31], [40]. Such \( f(bit) \) corresponds to the probability of a bit to become permanently faulty during the target lifetime of the chip. We assume faults to be random given that systematic (and hence, non-random) faults can be easily addressed with techniques such as body biasing [36]. Hence, we apply such \( f(bit) \) homogeneously to all DL1, IL1, DTLB and ITLB bits except the UB bits, which must be hardened to allow faulty lines to be properly disabled. Hardening can be performed, for instance, by using larger transistors or triple modular redundancy. Based on the \( f(bit) \) and the number of bits per line \( (bit_{line}) \) we obtain the probability of a line to be fault-free \( p(line) = (1 - f(bit))^\text{bit}_{\text{line}} \) in each cache-like structure:

\[
p(line) = (1 - f(bit))^\text{bit}_{\text{line}}
\]

Next, we obtain for each cache-like structure the probability of each faulty cache line count: \( p(cachexe) \) where \( x \) is the number of faulty cache lines and \( N \) the total number of cache lines:
Inputs:
Outputs:
(1) \( C \) = set of all caches
(2) \( X \) = set of faulty entries considered for each cache
(3) for each cache \( cache_i \in C \) do
(4) \( x_i = 0 \) (where \( x_i \in X \))
(5) while \( (1 - Yield(cache_i)) > TargetFailureRate(chip) \) do
(6) \( x_i = x_i + 1 \)
(7) endwhile
(8) endfor
(9) while \( (1 - \prod_{i=1}^{NumCaches} Yield(cache_i)) > TargetFailureRate(chip) \) do
(10) \( x_{max} = x_{max} + 1 \)
(11) endwhile
(12) return \( X \)

\[
p_{\text{cache}}(x) = (p_{\text{line}}(x))^N \cdot (1 - p_{\text{line}}(x))^N \cdot \binom{N}{x}
\]  
(2)

The first element in Equation 2 corresponds to the probability of \( N - x \) lines not to be faulty, the second element is the probability of having \( x \) lines faulty and the third the number of arrangements of \( x \) faulty lines in a cache with \( N \) lines.

D. Upper-bounding the Number of Faulty Cache Lines

Based on the probabilities of each faulty cache line count, we derive an upper-bound for the number of cache lines that must be assumed to be faulty during the timing analysis to derive safe WCET estimates. For that purpose, we derive the probability of a cache to have up to \( x \) faulty lines. We refer to this probability as \( Yield(cache) \):

\[
Yield(cache) \leq \sum_{i=0}^{x} p_{\text{cache}},
\]
(3)

where \( x \) is the faulty cache line count. Note that Equation 2 gives the probability of an exact number of cache lines \( (x) \) to be faulty. Equation 3 accumulates the probability for those counts up to \( x \) faulty lines. For instance if \( x = 3 \), \( Yield(cache) \) stands for the probability of having at most 3 faulty lines in cache during the whole lifetime of the chip.

Finally, the yield of the chip, \( Yield(chip) \), can be computed based on the yield of its components (cache memories in our case study).

\[
Yield(chip) = \frac{NumCaches}{\prod_{i=1}^{NumCaches} Yield(cache_i)}
\]
(4)

\( NumCaches \) stands for the total number of cache memories in the chip. Such yield must be high enough so that the failure rate (obtained as \( 1 - Yield(chip) \)) is below a given target threshold \( (TargetFailureRate(chip)) \) as shown in Equation 5.

\[
TargetFailureRate(chip) \geq 1 - Yield(chip)
\]
(5)

Note that \( TargetFailureRate(chip) \) is very stringent for CRTEs (e.g., \( 10^{-8} \), meaning that up to 1 chip every 1,000,000 may have more faults than allowed during its lifetime).

When the chip comprises several cache memories, several combinations of faulty entries per cache may meet the \( TargetFailureRate(chip) \). For instance in a processor with DL1, IL1, DTLB and ITLB the maximum number faulty lines that must be considered for each of those cache memories could be \( \{3, 3, 2, 1\} \) or \( \{4, 3, 1, 1\} \).

The number of faulty cache lines we must assume for each cache component must be determined based on the \( TargetFailureRate(chip) \). How to do this simultaneously for all caches is not trivial, so we develop an algorithm to derive the number of faulty lines per cache that must be considered for WCET estimation. We start considering the maximum number of faulty lines per cache memory such that each particular cache in isolation does not exceed the target failure rate for the whole chip. If the combined yield of the different caches exceeds the target failure rate, then we need a way to increase the number of faulty lines considered in the different caches so that \( Yield(chip) \) is increased. For that purpose we propose a simple iterative algorithm to deal with those scenarios. The algorithm is presented in Figure 4. First, the number of faulty cache lines to be considered for each cache in isolation is computed (lines 3-8). Then, the yield of each cache in isolation is combined. If the combined failure rate \( (1 - Yield(chip)) \) exceeds the threshold (line 9), an extra faulty entry is assumed for the cache with the lowest yield (lines 10-11). This process repeats until their combined failure rate is below the target threshold (lines 9-12).

IV. MAKING TIMING ANALYSIS AWARE OF HARDWARE FAULTS

A. Deterministic Hardware

STA techniques require detailed knowledge of the underlying hardware. For instance, in the case of cache analysis, STA must be aware of the replacement policy (e.g., LRU) and

![Figure 4. Algorithm to obtain the number of faulty entries to consider for each cache.](image-url)
the placement policy (e.g., modulo) used by the hardware. From the application executable, STA needs the address of each cache access to be able to determine whether they will hit or miss in cache.

Let us assume that, based on the model presented in Section III-C, we know that the cache deployed in a given platform is expected to have up to faults during its lifetime. In order to make STA tools aware of faults at hardware level we should consider all combinations of faults over total lines in cache, leading to a total of different degraded cache modes.

For instance, if up to 2 faults are expected in a small cache with 64 cache lines \((N = 64)\), STA should consider different scenarios. Under each degraded mode, cache analysis should be carried out deriving a WCET bound. The highest of those WCET bounds should be taken as the final WCET bound. MBTA techniques would suffer similar problems, since the particular lines in which faults appear affect the analysis.

Overall, conventional caches deploying deterministic placement and replacement policies such as modulo and LRU make WCET estimates provided by STA and MBTA depend on the particular location in which faults occur. In the presence of faults in a cache with total cache lines, all possible degraded modes must be considered by the timing analysis technique.

### B. Probabilistic (Time-Randomised) Hardware

Randomised caches (i.e. caches deploying random placement and random replacement) break the dependence between the location in memory of a piece of data and its assigned set in cache.

The main property of PTA-friendly (a.k.a. randomised) cache designs is that they are insensitive to the particular location of faults. This drastically simplifies capturing the effect of faulty lines with PTA techniques. In particular, the only information to take into account by PTA techniques to handle faulty cache lines is the number of faulty lines in each cache-like structure, not their location in cache (i.e. the particular way and set in which the fault line appears).

We illustrate this phenomenon in the following subsections, starting with a fully-associative random-replacement cache and then extending it to more generic set-associative caches.

1) Fully-associative caches: Random replacement is performed by generating, on a miss, a random number of \(\log_2 N\) bits where \(N\) is the number of cache lines. On an eviction, the random number obtained can correspond to the cache line number of a faulty cache line. If this is the case, a new random line number is generated until the identifier of a fault-free cache line is generated. Note that the expected number of attempts \((ATT)\) required for a cache with total cache lines and faulty cache lines (where \(f < N\)) to pick a fault-free cache line is as follows:

\[
ATT = \sum_{i=0}^{\infty} \left( \frac{N-f}{N} \right)^i \cdot \left( \frac{f}{N} \right)^i \cdot (i+1) = \frac{N}{N-f} \tag{6}
\]

In the equation, \(\left( \frac{N-f}{N} \right)^i\) is the probability of picking a fault-free line, and \(\left( \frac{f}{N} \right)^i\) the probability of picking a faulty line. Hence, the equation adds each number of attempts \((i+1)\) weighted by the probability of \(i\) failed attempts followed by 1 successful attempt. This can be expressed simply as \(\frac{N}{N-f}\).

For instance, in a cache with \(N = 64\) cache lines and \(f = 2\) faulty lines we would need around 1.03 attempts on average. Those extra attempts are unlikely to impact the execution time because they can occur in parallel with the memory access. In our example where 2 out of 64 cache lines are faulty, 1 extra attempt is needed with 0.03 probability, 2 extra attempts with 0.001, 3 extra attempts with 0.00003, and \(i\) extra attempts with \(\left( \frac{N-f}{N} \right)^i \cdot \left( \frac{f}{N} \right)^i\) probability.

Note that those cache designs considered for DTM (caches implementing random placement and replacement with re-try support for evictions of faulty lines), differently to existing approaches [4], [5], neither need any cache line redundancy nor additional structures. Moreover, as shown later, the proposed cache designs can be considered in the context of PTA because whether a faulty cache line is chosen for replacement depends solely on a random event.

2) Set-associative caches: If the cache under consideration is set-associative, Equation 6 applies at the level of cache set, with \(N\) being the associativity of the cache (a.k.a. the number of cache lines per set). A further consideration must be done for set-associative caches, especially if their degree of associativity is low. If the number of potential faulty cache lines is equal or larger than the associativity of such a cache, then exists a non-null probability of having a cache set without any fault-free cache line. If this is the case, accesses to that cache set will be processed as misses and, obviously, not cached. However, given that the number of faulty lines to consider is pretty low, as shown later, and the probability of concentrating many faulty cache lines in a single set is also very low, this scenario is extremely unlikely — if at all possible.

As stated before, randomised caches make PTA and DTM insensitive to the location of faults in a particular cache-like structure. Instead, what really matters for PTA and DTM is the number of faulty lines in each cache-like structure, not their location, so the fault model in Section III captures exactly the relevant information for PTA and DTM.

### C. DTM: Applying MBPTA on Top of Faulty Hardware

Once determined the number of faulty entries that must be considered in each cache structure, see Section III-D, MBPTA must be properly used to determine the WCET of the program in such a potentially faulty chip.

We collect execution times of the application as dictated by MBPTA [12], but on top of the hardware with maximum
degradation. In other words, execution times must be collected on top of a processor with as many cache entries disabled in each cache structure as determined by the process in Section III-D. For that purpose we propose enabling a Degraded Test Mode (DTM for short) that allows disabling a number of cache entries in each cache structure.

The DTM affects some parameters of the processor operation similar to those set up in the BIOS or to those that can be configured dynamically in many processors such as the operating frequency. Therefore, DTM can be configured through the BIOS at boot time or through special purpose registers modified during operation. If the latter approach is used, whenever a cache line is deactivated its contents must be written back to the corresponding level of the memory hierarchy if they are dirty.

Given that PTA (and hence MBPTA) is insensitive to the location of faults, simply configuring the number of disabled entries per structure suffices and any implementation of such disabling process will produce equivalent results from a PTA perspective. For instance, cache entries disabled in a fully-associative cache can be either consecutive or randomly located. In a set-associative, whether several faults occur in the same cache set may impact execution time. Thus, it is still irrelevant in which particular cache set faults occur, but not whether they occur in the same or different cache sets. In particular, in this work we assume that disabled cache lines are randomly chosen. The particular lines disabled are changed randomly before each execution of the program. This change can be performed with a specific instruction set up in purpose.

Once the appropriate number of entries is disabled in each cache structure, MBPTA can be used as in fault-free processors running the program under analysis as needed. By disabling a number of entries in each of the cache memories, DTM allows collecting execution times in a fault-free processor as if it was faulty so that pWCET estimates are safe regardless of whether hardware operation has been degraded due to faults.

Although DTM is only described for faulty caches (our case study in this paper), the same rationale can be used to deal with faults in other components. For instance, many permanent faults do not make circuits to produce wrong results but to produce correct results too late (after the end of the cycle). Increasing the cycle time while keeping the operating voltage unmodified suffices for those circuits to provide the correct result before the end of the cycle. Thus, analogously to the cache entry disabling approach, DTM could also increase the cycle time as needed to cover other fault types. Nevertheless, how to deal with faults in components others than cache memories is left as future work.

V. EVALUATION

This section describes the evaluation framework and provides results proving the suitability of the proposed platform to be used in the context of faulty processors.

A. Evaluation Framework

Execution times have been collected with a cycle-accurate execution-driven simulator based on the SoCLib simulation framework [35], with PowerPC binaries [38]. Two different configurations have been considered:

1) Both DL1 and IL1 caches are 2KB fully-associative random replacement 32B/line caches. Both the DTLB and ITLB are 16-entry fully-associative random replacement TLBs for page sizes of 1KB.

2) Both DL1 and IL1 caches are 2KB 4-way set-associative random placement and replacement 32B/line caches. Both the DTLB and ITLB are 16-entry 4-way set-associative random placement and replacement TLBs for page sizes of 1KB.

Cache sizes are deliberately small so that disabling some cache lines due to faults has some significant effect in performance given that benchmarks used have particularly small working sets. Hit latencies of 2 cycles and memory latencies of 100 cycles have been considered for all caches.

We use the EEMBC Autobench benchmark suite [29] in this study. EEMBC Autobench is a well-known benchmark suite for some CRTES in the automotive domain.

B. Worst-Case Execution Time

Based on the fault model described in Section III-C we have obtained how many DL1, IL1, DTLB and ITLB entries can be faulty to guarantee that at most one out of one million chips has more failures than budgeted during its lifetime or, in other words, the failure rate during the lifetime of the chip is below $10^{-6}$. Results are shown in Table I. For instance, for a faulty bit probability ($p(bit)$) of $10^{-5}$ up to 4 DL1 and 4 IL1 cache lines could be faulty (out of the 64 cache lines in each cache) and up to 2 DTLB and 2 ITLB entries could be faulty (out of the 16 entries in each TLB).

Table II and IV report pWCET relative results for fully-associative and set-associative caches respectively. Absolute values in terms of execution cycles are shown in Tables III and V. The minimum number of runs per benchmark has been computed with the method reported in [12] and never exceeded 1,000 runs. Note that this is the same number of runs needed for a fault-free system, thus keeping pWCET estimation cost low. Similarly, independence and identical distribution tests described in [12] have been run and all data passed those tests successfully, as needed by MBPTA.

The 2nd column in tables II and IV shows the pWCET of a fault-free chip for an exceedance threshold of $10^{-15}$.
per run normalised to the average execution time for a fault-free chip. The exceedance threshold indicates how often a run of the program will exceed the pWCET value (in our case once every $10^{15}$ runs). Our selection of the exceedance threshold, i.e. the probability that an instance of a task misses its deadline, is based on the observation that for the aerospace commercial industry at the highest integrity level DAL-A the maximum allowed failure rate in a piece of software is $10^{-9}$ per hour of operation [1]. In current implementations, the highest frequency at which a task can be released is 20 milliseconds per run (at 1.8 x $10^7$ times per hour) [1]. Hence, the highest allowed failure rate per task activation is $5.6 \times 10^{-15}$, which is above our exceedance probability.

We can observe in the 2nd column of Table II that the pWCET with fault-free caches degrades only between 1% and 10% across benchmarks (5% on average) w.r.t. the average performance for fully-associative caches in line with results in [12]. Conversely, the pWCET for a set-associative cache is significantly larger than the average execution time as described in [22] (2nd column of Table IV). The reason behind this

<table>
<thead>
<tr>
<th>Table II</th>
<th>pWCET normalised results for fully-associative caches</th>
</tr>
</thead>
<tbody>
<tr>
<td>pWCET fault-free</td>
<td>( \text{pWCET (bit)} \times 10^{-6} )</td>
</tr>
<tr>
<td>a2time</td>
<td>1.046</td>
</tr>
<tr>
<td>airif</td>
<td>1.035</td>
</tr>
<tr>
<td>cacheb</td>
<td>1.093</td>
</tr>
<tr>
<td>canrdr</td>
<td>1.035</td>
</tr>
<tr>
<td>puwmod</td>
<td>1.014</td>
</tr>
<tr>
<td>tbspec</td>
<td>1.035</td>
</tr>
<tr>
<td>tbsprk</td>
<td>1.005</td>
</tr>
<tr>
<td>AVG</td>
<td>1.024</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table III</th>
<th>pWCET absolute results for fully-associative caches (shown in cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>pWCET fault-free</td>
<td>( \text{pWCET (bit)} \times 10^{-6} )</td>
</tr>
<tr>
<td>a2time</td>
<td>1464176</td>
</tr>
<tr>
<td>airif</td>
<td>32712439</td>
</tr>
<tr>
<td>cacheb</td>
<td>32833232</td>
</tr>
<tr>
<td>canrdr</td>
<td>9624895</td>
</tr>
<tr>
<td>puwmod</td>
<td>1456856</td>
</tr>
<tr>
<td>tbspec</td>
<td>3206114</td>
</tr>
<tr>
<td>tbsprk</td>
<td>2769816</td>
</tr>
<tr>
<td>AVG</td>
<td>6735689</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table IV</th>
<th>pWCET normalised results for set-associative caches</th>
</tr>
</thead>
<tbody>
<tr>
<td>pWCET fault-free</td>
<td>( \text{pWCET (bit)} \times 10^{-6} )</td>
</tr>
<tr>
<td>a2time</td>
<td>3.0</td>
</tr>
<tr>
<td>airif</td>
<td>4.9</td>
</tr>
<tr>
<td>cacheb</td>
<td>2.5</td>
</tr>
<tr>
<td>canrdr</td>
<td>1.0</td>
</tr>
<tr>
<td>puwmod</td>
<td>1.0</td>
</tr>
<tr>
<td>tbspec</td>
<td>2.0</td>
</tr>
<tr>
<td>tbsprk</td>
<td>1.0</td>
</tr>
<tr>
<td>AVG</td>
<td>2.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table V</th>
<th>pWCET absolute results for set-associative caches (shown in cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>pWCET fault-free</td>
<td>( \text{pWCET (bit)} \times 10^{-6} )</td>
</tr>
<tr>
<td>a2time</td>
<td>1525818</td>
</tr>
<tr>
<td>airif</td>
<td>3375671</td>
</tr>
<tr>
<td>cacheb</td>
<td>3355246</td>
</tr>
<tr>
<td>canrdr</td>
<td>1329893</td>
</tr>
<tr>
<td>puwmod</td>
<td>1364112</td>
</tr>
<tr>
<td>tbspec</td>
<td>324743</td>
</tr>
<tr>
<td>tbsprk</td>
<td>5180784</td>
</tr>
<tr>
<td>AVG</td>
<td>795970</td>
</tr>
</tbody>
</table>

3Note that the exceedance probability ($10^{-15}$ per run in our case) and the faulty bit rate ($p(bit)_{f}$) stand for different concepts. $p(bit)_{f}$ determines the number of faulty cache lines that must be considered for each cache memory. Then, those (degraded) cache memories are used to obtain execution times, which are the input of MBPFA. Finally, given the pWCET distribution provided by MBPFA, we pick as pWCET estimate the pWCET value corresponding to the particular exceedance probability required.

4DAL stands for Design Assurance Level and ranges between A (catastrophic effects) and E (no effects).

5Some benchmarks like airif do not fit in cache, so they reuse few cache lines. In this case, most of the cache lines become useless, as it is the case of those benchmarks needing less cache space than available.

6Such larger variation requires a higher pWCET upper-bound than for fully-associative caches. This can be easily explained with an example. Let assume we flip 3 coins. If we flip each one individually (random replacement), then we have 8 different sequences of events. Instead, if we attach the 3 coins with glue (e.g., faces in one side and tails in the other side) and then we flip them (random placement), only 2 different events can occur. Thus, although both approaches are equally random, the potential scenarios that they can generate are different (random placement can effectively generate only a subset of those scenarios produced by random replacement) and so their probabilities.

Columns from 3rd to 7th in Tables II and IV show the pWCET degradation w.r.t. the pWCET of a fault-free chip for different $p(bit)_{f}$ values. As shown most of the benchmarks observe negligible pWCET degradation because they do not fully exploit all cache space and suffer no degradation due to the deactivation of few cache entries. This is particularly true for fully-associative caches (Table II). In fact canrdr.
Fig. 5. Inverse cumulative distribution function (ICDF) of pWCET curves and actual observations for canrdr benchmark under a fully-associative random-replacement cache. At the $10^{-15}$ probability cutoff point, from left to right, cache configurations cross in the following order: $p(bit)_f = 10^{-8}$, $p(bit)_f = 10^{-7}$, $p(bit)_f = 10^{-6}$, fault-free, $p(bit)_f = 10^{-5}$, $p(bit)_f = 10^{-4}$.

observes some negligible pWCET reductions in some cases. This occurs because of the particular 1,000 execution times in the sample, but results are still safe and tight. We show the ICDF for the different $p(bit)_f$ pWCET curves of canrdr together with actual execution times collected for a fully-associative random-replacement cache in Figure 5. At $10^{-15}$ exceedance probability, the fault-free case, which one would expect to provide the lowest pWCET value, provides in fact the fourth lowest value. However, as already discussed in [12], this can happen because MBPTA builds upon a finite random sample. Therefore, although the method provides a Gumbel distribution upper-bounding the tail of the actual execution time distribution, the tightness of the particular distribution may vary depending on the actual observations in the sample. In the particular case of canrdr, cache size has negligible impact in performance and, therefore, having fewer cache lines has an effect on performance largely below that of the actual random events occurring during the execution (i.e. random replacement of cache lines). In the particular case of the fault-free cache, this leads to a larger $\sigma$ value for the Gumbel distribution, which increases the overestimation as the exceedance probability decreases. Note, however, that such overestimation is around only 1% higher than the actual overestimation$^8$ for $p(bit)_f = 10^{-8}$, $p(bit)_f = 10^{-7}$ and $p(bit)_f = 10^{-6}$ cases.

pWCET estimates increase for cache-sensitive benchmarks (a2time and tblook) in the fully-associative configuration as shown in Table II. A maximum pWCET increase of 61% is needed for a2time despite the high $p(bit)_f$ values considered due to the performance robustness of PTA-friendly cache

designs. pWCET estimates for set-associative caches (see Table IV) grow faster with faulty bit rates due to the increased variability caused by those cache lines being disabled. This effect is particularly noticeable for those benchmarks using efficiently the cache space available such as a2time, aifirf and tblook. However, even for high $p(bit)_f$ values (e.g., $p(bit)_f = 10^{-5}$), pWCET degrades only 21% on average with respect to the fault-free scenario.

For the sake of illustration, we show the different ICDF curves for a2time for both cache configurations in Figure 6 (fully-associative cache) and Figure 7 (set-associative cache). In both cases curves appear from left to right, starting with the lowest $p(bit)_f$ value (0 for the fault-free case) and ending with the highest $p(bit)_f$ value ($p(bit)_f = 10^{-4}$). As already shown in [12], pWCET distributions upper-bound actual execution times in the probability range of those execution times (i.e. down to $10^{-3}$ exceedance probability per run in

$^8$Note that the actual overestimation cannot be determined because computing the exact execution time distribution is unaffordable in general. In [12] authors prove for a particularly simple scenario that such overestimation is rather low.

Fig. 6. Inverse cumulative distribution function (ICDF) of pWCET curves and actual observations for a2time benchmark under a fully-associative random-replacement cache.

Fig. 7. Inverse cumulative distribution function (ICDF) of pWCET curves and actual observations for a2time benchmark under a set-associative random-replacement random-replacement cache.
our case). pWCET curves upper-bound real distributions for any exceedance probability. Their tightness depends on the actual variability existing in the execution times collected. For instance, variability is low in the case of fully-associative caches because each replacement occurs independently as reported in [22]. This leads to very tight pWCET estimates. However, if variability is higher (e.g., the case of a random-placement cache when \( p(bit)_f = 10^{-4} \)), MBPTA ends up deriving a Gumbel distribution accounting for such variability in the form of a higher \( \sigma \) value, which translates into a gentler slope and so, potentially less tight pWCET estimates.

In summary, PTA together with PTA-friendly cache designs are particularly suitable to obtain time-robust and time-analysable fault-tolerant hardware designs as needed for DTM. DTM enables for the first time the computation of WCET estimates on top of faulty hardware at very low cost.

C. Average Performance

This section analyses the average performance for fully-associative caches. While this could be done also for set-associative caches, fully-associative ones allow varying cache size at fine granularity (e.g., removing one cache line), whereas set-associative caches could only be studied at a coarser granularity (e.g., removing one cache way or half of the cache sets). Nevertheless, conclusions for fully-associative caches can be easily extrapolated to set-associative ones.

As stated before, caches implementing LRU replacement are not suitable for PTA and, instead, random-replacement (RR for short) ones must be used. In this section we show that RR caches provide performance comparable to LRU ones and, on top of that, provide much better average performance degradation when cache size is decreased. Such a feature is particularly interesting for WCET analysis on top of faulty caches because disabling few cache lines due to faults has relatively low impact in performance.

Figures 8 and 9 show the degradation of the execution time of several EEMBC benchmarks when the number of cache lines for DL1 and IL1 caches decreases for LRU and RR caches respectively. Cache size is decreased by 8 lines in each step from 128 (4KB) down to 16 cache lines (512B). Although such granularity is coarser than the number of faulty cache lines one may expect in those caches, it serves to illustrate how LRU caches experience abrupt performance degradation when the working set does not fit in cache, whereas such degradation is much smoother for RR caches. Although not shown, we have also observed that decreasing cache size by 1 line in each step still provides smooth performance degradation for RR caches and abrupt changes for LRU ones. For instance, the epitome example is \( a2time \), whose execution time grows by 7X when reducing cache size from 72 to 64 cache lines. RR caches suffer the same relative performance degradation when reducing cache size from 72 to 32 cache lines, thus smoothing the effect of some cache lines being disabled. At a lower scale \( a2time \) and \( tblock \) show similar effects. By smoothing the effect of disabling few cache lines, RR caches allow DTM to provide pWCET estimates close to those of fault-free systems despite of faults (see Table II).

Note that while results for LRU caches are deterministic, this is not the case for RR caches, so we report the average execution time across 1,000 runs for each benchmark and configuration for RR caches. In all cases the standard deviation of the execution times for RR is below 0.5%.

The increase in terms of average execution time is very similar to the increase in pWCET. For instance, average execution time increases by 28% and 14% for \( a2time \) and \( tblock \) respectively when decreasing the number of available cache lines from 64 down to 60. For \( p(bit)_f = 10^{-5} \), where 4 cache lines are disabled from both DL1 and IL1, \( a2time \) and \( tblock \) respective pWCET estimates grow by 25% and 15%.

Figure 10 compares RR caches versus LRU ones showing that PTA-analysability and graceful performance degradation do not come at the expense of a significant performance drop. The figure depicts for each benchmark the slowdown/speedup for each cache size (from 128 to 16 cache lines from left to right for each benchmark). Values higher than 1 indicate RR slowdowns (above the red line) and speedups otherwise. For
instance, a2time slowdown of RR caches versus LRU ones grows from 16% to 41% when moving from 128 to 72 cache lines; however, when moving to 64 cache lines there is a 60% speedup that decreases as we keep decreasing cache size. Overall, RR execution time across benchmarks and cache sizes is only 7% higher than that of LRU caches.

To summarise, the proposed platform allows delivering probabilistically-time-analysable fault-tolerant CRTES whose average execution time is comparable to that of conventional systems.

VI. RELATED WORK

Timing analysis of systems equipped with cache memories is a serious challenge even for fault-free systems. The impact of caches on WCET has been extensively studied by the research community [15][28][30], but those techniques show very limited scalability and prevent the adoption of increasingly complex hardware and software.

Some approaches exist (or are under elaboration) to detect errors and recover while keeping time predictability [8], [18]. Those approaches consider the impact in task scheduling of error detection and recovery, and schedule those activities smartly to prevent deadline misses. Furthermore, how to deal with errors at different layers and how to minimise the cost of error detection and recovery is also considered. Unfortunately, the effect in timing of permanent faults is not addressed, so if some hardware resources need to be disabled or reconfigured due to permanent faults, WCET estimates are no longer valid.

There are several hardware solutions to keep time predictability despite of permanent faults. Some of them are based on setting up spares to physically replace faulty entries [21]. Those solutions are typically expensive due to the redundant resources and the costly fuses required to physically reprogram circuits. Another approach consists of using error detection and correction (EDC) codes [11]. This family of solutions is also costly because permanent faults require using EDC logic on each access (energy overhead) and delaying the delivery of data until EDC logic generates a safe output value. A different approach consists of adding some assist structures to perform a soft replacement of faulty entries [4], [5]. This has been proposed for cache memories where victim caches, eviction buffers or similar cache-assist structures are conveniently modified to replace faulty entries while keeping time predictability as needed for WCET analysis, but some extra redundancy and design complexity is introduced.

Alternatively to conventional timing analysis, probabilistic timing analysis (PTA) shows promising results [10], [12] for complex platforms running complex applications [37]. Those approaches rely on platforms providing some properties so that execution time variations caused by the hardware itself depend solely on random events. This is achieved, for instance, by using random-replacement caches.

Some existing embedded processors already implement random-replacement policies [6], [7]. Randomised caches in high-performance processors were first proposed in [33] to remove pathological cases produced by the systematic cache misses generated in bad strides. To do so, authors used a pseudo-random hash function to randomise addresses into cache sets, developing an analytic approach to determine cache performance. Other cache designs have attempted to remove cache conflicts by changing the placement function [16] and/or combining several placement functions for different cache ways [34]. However, those caches still produce deterministic conflicts across addresses. Recently, direct-mapped and set-associative cache designs implementing random placement have been proposed [22]. Those designs have been successfully proven to fit PTA needs.

Unfortunately, the advent of nanotechnologies poses serious challenges to perform timing analysis while keeping analysis costs low and WCET estimates for applications low, safe and tight. To the best of our knowledge this paper proposes the first methodology, DTM, allowing CRTES to provide those low, safe and tight WCET estimates needed in the CRTES arena despite of faults.

VII. CONCLUSIONS

The increasing performance demand for critical real-time embedded systems (CRTES) pushes for more complex hardware implemented with unreliable nanotechnologies. Providing low, safe and tight worst-case execution time (WCET) bounds for complex software on top of complex hardware has been recently addressed by means of probabilistic timing analysis (PTA). Unfortunately, PTA has been devised only for fault-free platforms and does not consider how to deal with the effect of frequent permanent faults in nanotechnologies.

This paper addresses functional and timing correctness in a holistic way by proposing the Degraded Test Mode (DTM), a method to use probabilistically-analysable fault-tolerant hardware designs in combination with PTA techniques. The proposed platform delivers (i) probabilistically-time-analysable fault-tolerant CRTES (ii) whose WCET is low, safe and tight, and (iii) whose average execution time is comparable to that of conventional systems. Therefore, CRTES can be implemented on top of unreliable hardware despite of faults, thus increasing CRTES performance and reducing their costs.

![Figure 10. Normalised execution time of random-replacement caches with respect to LRU ones.](image)
ACKNOWLEDGMENTS

The research leading to these results has received funding from the European Community’s Seventh Framework Programme [FP7/2007-2013] under the PROARTIS Project (www.proartis-project.eu), grant agreement no 249100. This work has also been partially supported by the Spanish Ministry of Science and Innovation under grant TIN2012-34557 and the HiPEAC Network of Excellence. Leonidas Kosmidis is funded by the Spanish Ministry of Education under the FPU grant AP2010-4208. Eduardo Quinones is partially funded by the Spanish Ministry of Science and Innovation under the Juan de la Cierva grant JCI2009-05455.

REFERENCES